

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

(19) World Intellectual Property Organization
International Bureau



(43) International Publication Date
6 December 2001 (06.12.2001)

PCT

(10) International Publication Number
WO 01/93338 A1

(51) International Patent Classification⁷: H01L 29/778, 29/78, 29/10, 21/20, 27/088, 21/335, 29/786

(21) International Application Number: PCT/US01/15892

(22) International Filing Date: 16 May 2001 (16.05.2001)

(25) Filing Language: English

(26) Publication Language: English

(30) Priority Data:
60/207,382 26 May 2000 (26.05.2000) US

(71) Applicant: AMBERWAVE SYSTEMS CORPORATION [US/US]; 13 Garabedian Drive, Salem, NH 03079 (US).

(72) Inventor: FITZGERALD, Eugene, A.; 7 Camelot Road, Windham, NH 03087 (US).

(74) Agents: CONNORS, Matthew, E., et al.; Samuels, Gauthier & Stevens, LLP, 225 Franklin Street, Suite 3300, Boston, MA 02110 (US).

(81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.


(84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE, TR), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

- with international search report
- before the expiration of the time limit for amending the claims and to be republished in the event of receipt of amendments

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

(54) Title: BURIED CHANNEL STRAINED SILICON FET USING AN ION IMPLANTED DOPED LAYER



(57) Abstract: A buried channel FET including a substrate, a relaxed SiGe layer, a channel layer, a SiGe cap layer, and an ion implanted dopant supply. The ion implanted dopant supply can be in either the SiGe cap layer or the relaxed SiGe layer. In another embodiment, there is provided a circuit including at least one strained channel, enhancement mode FET, and at least one strained channel, depletion mode FET. The depletion mode FET includes an ion implanted dopant supply. In further embodiments, there is provided a method of fabricating a buried channel FET including providing a relaxed SiGe layer on a substrate, providing a channel layer on the relaxed SiGe layer, providing a SiGe cap layer on the channel layer, and ion implanting dopant supply. The dopant supply can be ion implanted in either the SiGe cap layer or the SiGe layer. In yet another embodiment, there is provided a method of fabricating a circuit including providing at least one strained channel, enhancement mode FET, and at least one strained channel, depletion mode FET on a substrate, and ion implanting a dopant supply in the depletion mode FET.

BURIED CHANNEL STRAINED SILICON FET USING AN ION IMPLANTED DOPED LAYER

5 **PRIORITY INFORMATION**

This application claims priority from provisional application Ser. No. 60/207,382 filed May 26, 2000.

BACKGROUND OF THE INVENTION

10 The invention relates to the field of buried channel strained-Si FETs, and in particular to these FETs using a supply layer created through ion implantation.

The advent of relaxed SiGe alloys on Si substrates introduces a platform for the construction of new Si-based devices. These devices have the potential for wide application due to the low cost of using a Si-based technology, as well as the increased carrier mobility in strained layers deposited on the relaxed SiGe.

As with most new technologies, implementing these advances in a Si CMOS fabrication facility requires additional innovation. For example, some of the potential new devices are more easily integrated into current Si processes than other devices. Since process technology is directly relevant to architecture, particular innovations in process technology can allow the economic fabrication of new applications/architectures.

FIGs. 1A and 1B are schematic block diagrams showing the variety of strained Si devices that are possible to fabricate given the advent of relaxed SiGe buffer layers. FIG. 1A shows a surface channel strained Si MOSFET 100. In this configuration, a tensile, strained Si channel 102 is deposited on relaxed SiGe layer 104 with a Ge concentration in the range of 10-50%. This relaxed SiGe layer is formed on a Si substrate 108 through the use of a compositionally graded SiGe buffer layer 106. A conventional MOS gate stack 110 is on the strained silicon channel and consists of an oxide layer 112, a poly-Si electrode 114, and a metal contact layer 116. Doped source 118 and drain 120 regions are also formed on either side of the gate stack to produce the MOSFET device structure.

A buried channel strained Si high electron mobility transistor (HEMT) 130 is shown in FIG. 1B. In this configuration, the strained Si 102 atop the relaxed SiGe 104 has been capped with a thin SiGe cap layer 132. The strained Si layer generally has a thickness between 2-30nm, while the SiGe cap layer has a thickness between 2-

20nm. A metal Schottky gate 134 on the SiGe cap layer is commonly used on the HEMT, and, as in the MOSFET structure, doped source 118 and drain 120 regions are formed on each side of this gate.

FIG. 1C shows a buried channel strained Si MOSFET 140. This device has the same Si/SiGe layer structure as the HEMT configuration, but with a full MOS gate stack 142, consisting of oxide 144, poly-Si 146, and metal 148 layers, rather than the metal Schottky gate.

It is important to separate these devices into two categories, surface channel devices, of which an embodiment is shown in FIG. 1A, and buried channel devices, of which embodiments are shown in FIGs. 1B and 1C. In the case of the surface channel device, a light background doping in the SiGe during epitaxial growth or by implantation is sufficient to position the Fermi level such that a MOSFET constructed from the strained surface channel has reasonably large threshold values. Thus, the surface can be inverted for either p or n channel operation.

FIGs. 2A and 2B are the energy band diagram for the case of the surface channel FET for an NMOS device, (A) at zero bias, and (B) at a bias to turn on the transistor, respectively. When the transistor is turned on, a relatively large electric field exists in the normal direction to the surface plane, and the electrons are attracted to the surface and operate in the strained Si surface channel. The speed of the transistor is increased due to the fact that the electrons reside in the high mobility, strained Si surface channel. However, the device has noise performance similar to a conventional Si MOSFET since the carriers scatter off the SiO₂/Si interface, and the device, although it possesses a mobility larger than that of a conventional Si device, still has a mobility that is limited by the SiO₂/Si interface.

However, it is known from III-V materials that a buried channel device should possess a much higher electron mobility and lower noise performance. For example, the structures shown in FIG. 1B and C should have higher channel mobility and lower noise performance than the device in FIG. 1A since the electron scatters off a semiconductor interface instead of an oxide interface.

A crucial flaw in the device shown in FIG. 1C that leads to processing difficulties and limitations in circuit layout and architectures is that when the device is biased to invert the channel and turn the device on, the band structure is such that many of the carriers leave the buried channel. FIG. 3 is an energy band diagram showing schematically the problem with a buried channel device in which there is no

dopant supply layer. The field required to turn on the device empties the buried channel. This effectively creates a surface channel device even though the buried channel layer is present in the heterostructure.

The applied gate bias of FIG. 3 has bent the bands such that many of the
5 electrons from the well escape confinement and create an inversion layer at the oxide/semiconductor interface. Since transconductance of a field effect device is high if the mobility and the number of carriers is high, a high performance FET, i.e., even higher performance than the surface channel device, is difficult to achieve. At low
10 vertical fields, the electrons are in the high mobility buried channel, but there are few in number. If the device is turned on and inverted as shown in FIG. 3, the carrier density in the surface channel is high but the mobility is reduced since the carriers are now at the rough oxide interface.

One way to solve this problem is to insert a dopant supply layer into the structure, as shown in FIG. 4A. FIG. 4A is a schematic block diagram of a structure
15 400 in which the buried channel can be occupied with a high density of electrons via the insertion of a layer of donor atoms. It will be appreciated that an equivalent schematic can be constructed for a buried hole channel with a layer of acceptor atoms.

The structure 400 includes a strained Si channel 402 positioned between two
20 SiGe layers, a relaxed SiGe layer 404 and a thin SiGe cap layer 406. Although FIG. 4A shows a dopant supply layer 408 in the SiGe cap, the dopants can be introduced into either SiGe layer. As has been shown in the III-V buried channel devices, this layer configuration creates a band structure where now the buried channel is occupied, as shown in FIG. 4B. In this figure, the supply layer leads to localized
25 band bending and carrier population of the buried strained Si. In the strained Si, the conduction band has been lowered beneath the Fermi level, resulting in a high carrier density in the high mobility channel. One disadvantage of this structure is that now the transistor is on without any applied voltage, and a voltage is supplied to the gate to turn off the transistor. Thus, this transistor is normally on or depletion-mode. As
30 a result, the device is useful in analog and logic applications, but is not easily implemented in a conventional CMOS architecture.

Common accepted practice in the buried channel heterostructure FETs is to use a dopant supply layer that is introduced in an epitaxial step, i.e., deposited during the epitaxial process that creates the Si/SiGe device structure. This dominant process

originates from the III-V research device community (AlGaAs/GaAs materials system). However, this epitaxial dopant supply layer is undesirable since it reduces thermal budget and limits the variety of devices available in the circuit. For example, if the dopant supply layer is introduced in the epitaxial step, when processing begins, the thermal budget is already constrained due to diffusion of the supply layer dopants. All devices in the circuit must also now be buried channel devices with similar thresholds, since any removal of the dopant layer in a particular region would require complete etching of the local area and removal of critical device regions.

10

SUMMARY OF THE INVENTION

In accordance with the invention, there is provided a device structure that allows not only the creation of a low-noise, high frequency device, but also a structure that can be fabricated using conventional processes such as ion implantation.

The use of ion implantation to create a carrier supply layer also allows great flexibility in creating different types of strained Si devices within the same circuit.

Accordingly, the invention provides a buried channel FET including a substrate, a relaxed SiGe layer, a channel layer, a SiGe cap layer, and an ion implanted dopant supply. The ion implanted dopant supply can be in either the SiGe cap layer or the relaxed SiGe layer. In one embodiment the FET is a MOSFET. In another embodiment the FET is within an integrated circuit. In yet another embodiment, the FET is interconnected to a surface channel FET.

The invention also provides a circuit including at least one strained channel, enhancement mode FET, and at least one strained channel, depletion mode FET. The depletion mode FET includes an ion implanted dopant supply. In exemplary embodiments, the FETs are surface channel or buried channel MOSFETs. In another exemplary embodiment, the FETs are interconnected to form an inverter.

The invention further provides a method of fabricating a buried channel FET including providing a relaxed SiGe layer on a substrate, providing a channel layer on the relaxed SiGe layer, providing a SiGe cap layer on the channel layer, and ion implanting dopant supply. The dopant supply can be ion implanted in either the SiGe cap layer or the relaxed SiGe layer. In another embodiment, there is provided a method of fabricating a circuit including providing at least one strained channel, enhancement mode FET, and at least one strained channel, depletion mode FET on a substrate, and ion implanting a dopant supply in the depletion mode FET.

BRIEF DESCRIPTION OF THE DRAWINGS

FIGs. 1A-1C are schematic block diagrams showing a variety of strained Si devices fabricated with relaxed SiGe buffer layers;

5 FIGs. 2A and 2B are the energy band diagram for the case of the surface channel FET for an NMOS device, at zero bias, and at a bias to turn on the transistor, respectively;

FIG. 3 is an energy band diagram showing schematically the problem with a buried channel device in which there is no dopant supply layer;

10 FIG. 4A is a schematic block diagram of a structure in which the buried channel can be occupied with a high density of electrons via the insertion of a layer of donor atoms;

FIG. 4B is the energy band diagram for the structure of FIG. 4A;

FIGs. 5A-5I show a process flow in which ion implantation is used to create a
15 buried channel device with an ion implanted dopant supply layer;

FIG. 6 is a schematic block diagram of a structure in which both a surface channel device and buried channel device are configured next to each other on a processed Si/SiGe heterostructure on a Si substrate;

FIG. 7 is a schematic diagram of an inverter utilizing enhancement mode and
20 depletion mode devices as shown in FIG. 6;

FIG. 8A is a schematic block diagram of a structure utilizing the implanted dopant supply layer on buried oxide technology;

FIG. 8B is a schematic block diagram of a structure utilizing the implanted dopant supply layer without the use of a buried SiO₂ layer; and

25 FIG. 9 is a schematic block diagram of a buried Ge channel MOSFET.

DETAILED DESCRIPTION OF THE INVENTION

Fortunately, there is a solution to the problems described heretofore if one resists following the traditional path for dopant introduction in III-V buried channel
30 devices. In the III-V materials, the dopant supply layer is introduced in the epitaxial step since there is no other known method.

In Si, it is well known that ion implantation can be used to create source/drain regions, and that annealing cycles can be used to remove the damage of such an

implantation. FIGs. 5A-5I show a process flow in which ion implantation is used to create a buried channel device with an ion implanted dopant supply layer. The implanted layer can be an n-type dopant, such as phosphorus (P), arsenic (As), or antimony (Sb), or a p-type dopant, such as boron (B), gallium (Ga), or indium (In). The main features of the process depicted in FIG. 5 are described below. Note that this process flow is only an example of how the dopant supply layer can be used in combination with a conventional Si process flow to yield new devices and device combinations. This particular process flow was chosen since it is simple, and produces a depletion-mode buried strained channel device that has use in analog applications.

The process flow in FIG. 5A starts with a field oxidation process. Although this type of isolation can be convenient for larger gate sizes, it should be realized that at shorter gate lengths, trench isolation is preferable. FIG. 5A shows the starting substrate 500 after deposition of the SiO_2 502 and a SiN_x hardmask 504, and definition of the active area 508 and field areas 510 with a photoresist 506 and etch. In order to prevent biasing from creating of conduction paths below the field oxide, a channel-stop implant 512 is performed before the field oxidation using the photoresist, SiO_2 and SiN_x as a mask, as shown in FIG. 5B.

Subsequently, the photoresist is removed and a field oxide 514 is grown. FIG. 5C shows the device structure after completion of the field oxidation step. The field area has been oxidized, and the $\text{SiO}_2/\text{SiN}_x$ hardmask is still present above the device active area. After stripping the field oxide hardmask materials and creating a sacrificial oxide 516, as shown in FIG. 5D, the sacrificial oxide is stripped and gate oxidation is performed. In the heterostructures described, the strained Si channel in the surface channel MOSFET can be oxidized directly. For buried channel structures, a thin sacrificial Si layer must be present on the surface for oxidation since oxidizing SiGe directly tends to create a high interface state density. Polysilicon 520 deposition atop the gate oxide 518 completes the deposition of the gate stack of the MOSFET. For reduced gate resistance, a titanium silicide 522 can be formed before the gate etch, to reduce the resistance to the gate for RF and other high-speed applications. FIG. 5E depicts the formation of this silicided gate stack after deposition of polysilicon, deposition of titanium, and reaction of the titanium to form the silicide.

The key dopant supply layer implant can be done before or after the gate

oxidation step. A shallow implant is performed in order to place the dopants near the strained Si channel layer. In the exemplary sequence, the dopant supply layer is implanted through the sacrificial oxide indicated in FIG. 5D. In that way, the sacrificial oxide can be stripped after implant, allowing a re-oxidation for achieving the highest gate oxide quality. FIGs. 5F-5I show the remainder of the process, which is standard Si CMOS processing. FIG. 5F shows the device structure after ion implantation of source-drain extensions 524. Next, $\text{SiO}_2/\text{SiN}_x$ spacers 526 are formed by deposition and an anisotropic etch, resulting in the structure pictured in FIG. 5G. Afterward, the deep source-drain ion implants 528 are performed, and the source-drain regions are silicided, as shown in FIG. 5H. The source-drain silicide 530 is typically formed via metal deposition, annealing, and removal of unreacted metal. Finally the interlayer dielectric, in this case SiO_2 532 is deposited over the entire device structure. Contact cuts to the source, drain, and gate are etched away, and the first metallization layer 534 is deposited. FIG. 5I shows the device after the completion of all of the process steps.

It will be appreciated that one objective of the invention, and the process in general, is to inject the advantages of strained-Si technology into the current Si manufacturing infrastructure. The further one deviates from these typical Si processes, the less impact the strained-Si will have. Thus, by utilizing the implanted dopant supply layer described herein, the device design capability is increased, and manufacturability is improved. If the dopant supply layer were created by the conventional method of doping during epitaxial growth, the flexibility would be less, leading to non-typical architectures, different manufacturing processes, and procedures that differ much more significantly from typical process flows. The flow described in FIGs. 5A-5I is compatible with current Si VLSI processing and thus is more likely to have widespread impact.

As one can see with the above process, the goals of creating a new Si-based device are achieved by producing a highly populated buried channel, yet the dopants were not inserted at the very beginning of the process through epitaxy. Although ion implantation may not produce a dopant profile that is as abrupt as a profile created through epitaxy, and thus the electron mobility in the buried channel may decrease slightly, the manufacturability of this process is far superior. In addition, the combination of buried channel devices and surface channel devices on the same wafer is enabled, since the local presence or absence of the implantation process will create

a buried channel or surface channel device, respectively. Furthermore, buried channel devices can be created on the same wafer and within the same circuit with different thresholds by choosing the implant dose and type.

An example is shown in FIG. 6 that shows a structure 600 in which both a surface channel device 650 and buried channel device 660 are configured next to each other on a processed Si/SiGe heterostructure on a Si substrate 608. The elements of the buried channel device are the same as shown in FIG. 1C while the elements of the surface channel device are the same as shown in FIG. 1A. The depletion mode, buried channel device results from the incorporation of a dopant supply implant 670. Other devices on the wafer, like the enhancement mode device 650, can be masked off and not receive the supply implant. The SiGe cap layer can be removed 632, if desired, forming surface channel enhancement mode strained Si devices in these regions. In the case where the dopant supply layer is grown epitaxially and embedded in the wafer from the beginning, integration of conventional MOS devices with the buried channel device is difficult, since the MOS devices must not contain the dopant supply layer.

The ability to mix these devices on a common chip area is a great advantage when creating system-on-chip applications. For example, the low noise performance and high frequency performance of the buried channel devices suggest that ideal applications are first circuit stages that receive the electromagnetic wave in a wireless system. The ability to form such devices and integrate them with surface channel MOS devices shows an evolutionary path to system-on-chip designs in which the entire system from electromagnetic wave reception to digital processing is captured on a single Si-based chip.

In such a system, there is a trade-off in circuit design in passing from the very front-end that receives the electromagnetic signal to the digital-end that processes the information. In general, the front-end requires a lower level of complexity (lower transistor count), but a higher performance per transistor. Just behind this front-end, it may be advantageous (depending on the application) to design higher performance digital circuits to further translate the signal received by the front end. Finally, when the signal has been moved down to lower frequencies, high complexity MOS circuits can be used to process the information. Thus, the buried channel MOSFET has an excellent application in the very front-end of analog/digital systems. The buried channel MOSFET will offer low noise performance and a higher frequency of

operation than conventional Si devices.

For just behind the front-end, in some applications it may be desirable to have high-performance logic. In FIG. 6 the surface channel device 650 is an enhancement-mode device (turned off without applied gate bias) and the buried channel device 660
5 can be a depletion-mode device (turned on without applied gate voltage) or an enhancement mode device, depending on the implant conditions. Thus, the device combination shown in FIG. 6 can be used to create enhancement-depletion logic, or E/D logic. An example of an inverter 700 using this combination of devices is shown in FIG. 7. The E/D inverter 700 is virtually identical to a typical CMOS inverter,
10 but utilizes enhancement mode 702 and depletion mode 704 devices rather than NMOS and PMOS devices. This fundamental unit of digital design shows that the process described herein is critical in creating high performance circuits for analog applications such as wireless applications and high-speed electronic circuitry.

The enhanced performance is directly related to the mobility of the carriers in
15 the strained Si and the low noise figure of the buried channel device. The enhanced mobility will increase the transconductance of the field effect transistor. Since transconductance in the FET is directly related to power-delay product, logic created with this E/D coupling of the strained devices described herein can have a fundamentally different power-delay product than conventional Si CMOS logic.
20 Although the architecture itself may not be as low power as conventional CMOS, the lower power-delay product due to strained Si and/or buried channels can be used either to increase performance through higher frequency operation, or to operate at lower frequencies while consuming less power than competing GaAs-based technologies. Moreover, since the devices are based on a Si platform, it is expected
25 that complex system-on-chip designs can be accommodated at low cost.

To achieve an even lower power-delay product in the devices, it is possible to employ this process on strained-Si/relaxed SiGe on alternative substrates, such as SiO₂/Si or insulating substrates. FIG. 8A is a schematic block diagram of a structure 800 utilizing the implanted dopant supply layer on buried oxide technology. FIG. 8A
30 shows the same types of devices and elements depicted in FIG. 6 processed on a slightly different substrate. This substrate, a hybrid of relaxed SiGe and SOI substrates, incorporates a buried SiO₂ layer 880 beneath a thin layer of relaxed SiGe 804. Just as with the relaxed SiGe platform illustrated FIG. 6, strained Si devices can be formed atop this new substrate. The buried oxide layer provides the advantages of

a SOI-like substrate, including lower power consumption and decreased junction leakage.

If the substrate shown in FIG. 8A does not have a buried SiO_2 layer, then the structure 890 shown in FIG. 8B is produced. This embodiment is useful in high power applications where the low thermal conduction of a SiGe graded buffer (FIG. 6) or an oxide layer (FIG. 8A) leads to the accumulation of heat in the resulting circuit.

Since the mobility in the buried channel can be in the range of 1000-2900 $\text{cm}^2/\text{V}\cdot\text{sec}$, and the mobility of the surface channel can be as high as 400-600 $\text{cm}^2/\text{V}\cdot\text{sec}$, the power-delay product in a conventional Si E/D design will be much larger than the power-delay product for the strained-Si E/D design. Thus, analog chips containing high performance strained Si devices using the ion implant methodology will have a significantly lower power-delay product, which means the chips can have higher performance in a wide-range of applications.

The exemplary embodiments described have focused on the use of ion implantation in strained Si devices; however, the benefits of ion implantation can also be realized in surface and buried channel strained Ge devices. FIG. 9 is a schematic block diagram of a buried Ge channel MOSFET 900. In this embodiment, a relaxed SiGe layer 904 has a Ge concentration in the range of 50-90% Ge. The higher Ge concentration in the relaxed SiGe layer is necessary to ensure that the thickness of the Ge channel 902, which is compressively strained, is not limited by critical thickness constraints. In FIG. 9, the relaxed SiGe layer is shown on a SiGe graded buffer layer 904 on a Si substrate 908. However, the layer can be directly on a Si substrate or a Si substrate coated with SiO_2 . Like the Si buried channel device, the MOSFET contains a SiGe cap layer 932, usually with a similar Ge concentration as the relaxed SiGe layer, a gate stack 942 containing oxide 944, poly-Si 946 and metal 948 layers, and doped source 918 and drain 920 drain regions at each end of the gate. The ion implanted dopant supply layer can be introduced into either the SiGe cap layer or the relaxed SiGe layer.

In summary, the ion-implantation methodology of forming the dopant supply layer allows the creation of a manufacturable buried channel MOSFET or MODFET.

The methodology also has the advantage that process flows can be created in which depletion-mode transistors can be fabricated by local implantation, but other nearby devices can be shielded from the implant or implanted with different doses/impurities,

leading to enhancement-mode devices. Co-located enhancement and depletion mode devices can further be utilized to create simple digital building blocks such as E/D-based logic. Thus, the invention also leads to additional novel high-performance Si-based circuits that can be fabricated in a Si manufacturing environment.

5 Although the present invention has been shown and described with respect to several preferred embodiments thereof, various changes, omissions and additions to the form and detail thereof, may be made therein, without departing from the spirit and scope of the invention.

What is claimed is:

CLAIMS

- 1 1. A buried channel FET comprising:
2 a substrate;
3 a relaxed SiGe layer;
4 a channel layer;
5 a SiGe cap layer; and
6 an ion implanted dopant supply.
- 1 2. The FET of claim 1, wherein the substrate comprises Si.
- 1 3. The FET of claim 1, wherein the substrate comprises relaxed graded
2 composition SiGe layers on Si.
- 1 4. The FET of claim 1, wherein the substrate comprises Si with a layer of
2 SiO₂.
- 1 5. The FET of claim 1 further comprising a metal-oxide-semiconductor gate.
- 1 6. The FET of claim 1, wherein the ion implanted dopant supply is in the
2 SiGe cap layer.
- 1 7. The FET of claim 1, wherein the ion implanted dopant supply is in the
2 relaxed SiGe layer.
- 1 8. The FET of claim 1, wherein the channel layer is under tensile strain.
- 1 9. The FET of claim 1, wherein the channel layer is under compressive
2 strain.
- 1 10. The FET of claim 1, wherein the ion implanted dopant supply comprises
2 As, P, Sb, B, Ga, or In.
- 1 11. The FET of claim 8, wherein the relaxed SiGe layer has a Ge
2 concentration in the range of 10-50%.
- 1 12. The FET of claim 11, wherein the channel layer comprises Si.

1 13. The FET of claim 12, wherein the ion implanted dopant supply
2 comprises P, As, or Sb.

1 14. The FET of claim 9, wherein the relaxed SiGe layer has a Ge
2 concentration in the range of 50-90%.

1 15. The FET of claim 14, wherein the channel layer comprises Ge.

1 16. The FET of claim 15, wherein the ion implanted dopant supply comprises
2 B, Ga, or In.

1 17. The FET of claim 1, wherein the channel layer has a thickness between 2
2 and 30nm.

1 18. The FET of claim 1, wherein the SiGe cap layer has a thickness between
2 2 and 20nm.

1 19. In an integrated circuit, the FET of claim 1.

1 20. In an integrated circuit, the FET of claim 1 interconnected to a surface
2 channel FET.

1 21. A buried channel MOSFET comprising:
2 a substrate;
3 a relaxed SiGe layer;
4 a channel layer;
5 a SiGe cap layer; and
6 an ion implanted dopant supply in said SiGe cap layer.

1 22. The MOSFET of claim 21, wherein the substrate comprises Si.

1 23. The MOSFET of claim 21, wherein the substrate comprises relaxed
2 graded composition SiGe layers on Si.

1 24. The MOSFET of claim 21, wherein the substrate comprises Si with a
2 layer of SiO₂.

1 25. The MOSFET of claim 21, wherein the relaxed SiGe layer has a Ge
2 composition in the range of 10-50%.

1 26. The MOSFET of claim 25, wherein the channel layer comprises Si.

1 27. The MOSFET of claim 26, wherein the ion implanted dopant supply
2 comprises P, As, or Sb.

1 28. In an integrated circuit, the MOSFET of claim 21.

1 29. In an integrated circuit, the MOSFET of claim 21 interconnected to a
2 surface channel MOSFET.

1 30. A circuit comprising:
2 at least one strained channel, enhancement mode FET; and
3 at least one strained channel, depletion mode FET, wherein
4 said depletion mode FET comprises an ion implanted dopant supply.

1 31. The circuit of claim 30, wherein the enhancement mode FET is a
2 MOSFET.

1 32. The circuit of claim 30, wherein the depletion mode FET is a MOSFET.

1 33. The circuit of claim 30, wherein the enhancement mode FET is a surface
2 channel MOSFET.

1 34. The circuit of claim 33, wherein the depletion mode FET is a buried
2 channel MOSFET.

1 35. The circuit of claim 30, wherein the depletion mode FET is a surface
2 channel MOSFET.

1 36. The circuit of claim 30, wherein the enhancement mode FET is a buried
2 channel MOSFET.

1 37. The circuit of claim 30, wherein the depletion mode FET is a buried
2 channel MOSFET.

1 38. The circuit of claim 30, wherein the circuit is an inverter.

1 39. The circuit of claim 30, wherein the enhancement mode FET and the

2 depletion mode FET are interconnected to form an inverter.

1 40. An inverter comprising:

2 a strained buried channel depletion mode FET; and

3 a strained surface channel enhancement mode FET, wherein

4 said strained buried channel depletion mode FET comprises an ion implanted

5 dopant supply.

1 41. In an integrated circuit, the inverter of claim 40.

1 42. An inverter comprising:

2 a strained buried channel depletion mode MOSFET; and

3 a strained surface channel enhancement mode MOSFET, wherein

4 said strained buried channel depletion mode MOSFET comprises an ion

5 implanted dopant supply.

1 43. In an integrated circuit, the inverter of claim 42.

1 44. A method of fabricating a buried channel FET comprising:

2 providing a relaxed SiGe layer on a substrate;

3 providing a channel layer on said relaxed SiGe layer;

4 providing a SiGe cap layer on said channel layer; and

5 ion implanting a dopant supply.

1 45. A method of fabricating a buried channel MOSFET comprising:

2 providing a relaxed SiGe layer on a substrate;

3 providing a channel layer on said relaxed SiGe layer;

4 providing a SiGe cap layer on said channel layer; and

5 ion implanting a dopant supply in said SiGe cap layer.

1 46. A method of fabricating a circuit comprising:

2 providing at least one strained channel, enhancement mode FET and at least

3 one strained channel, depletion mode FET on a substrate; and

4 ion implanting a dopant supply in said depletion mode FET.

1 47. A method of fabricating an inverter comprising:

2 providing a strained buried channel depletion mode FET and a strained surface

- 3 channel enhancement mode FET on a substrate; and
4 ion implanting a dopant supply in said strained buried channel depletion mode FET.

- 1 48. A method of fabricating an inverter comprising:
2 providing a strained buried channel depletion mode MOSFET and a strained
3 surface channel enhancement mode MOSFET on a substrate; and
4 ion implanting a dopant supply in said strained buried channel depletion mode
5 MOSFET.




FIG. 1A




FIG. 1B

2/12







FIG. 1C

3 / 12

**FIG. 2A****FIG. 2B**

4/15

*FIG. 3*




FIG. 4A




FIG. 4B

6/12




FIG. 5A




FIG. 5B




FIG. 5C




FIG. 5D





FIG. 5E

7/12



Source-Drain Extensions, 524

FIG. 5F




FIG. 5G




FIG. 5H





FIG. 5I

8/12




Depletion mode device (shown here as a buried channel device) created through implantation of dopant supply layer, 660

Enhancement mode device (shown here as a surface channel device), 650

FIG. 6

9/12

**FIG. 7**

10/12




FIG. 8A

11/12





FIG. 8B

12/12

**FIG. 9**

INTERNATIONAL SEARCH REPORT

 Int ional Application No
 PCT/US 01/15892

A. CLASSIFICATION OF SUBJECT MATTER IPC 7 H01L29/778 H01L29/78 H01L29/10 H01L21/20 H01L27/088 H01L21/335 H01L29/786		
According to International Patent Classification (IPC) or to both national classification and IPC		
B. FIELDS SEARCHED Minimum documentation searched (classification system followed by classification symbols) IPC 7 H01L		
Documentation searched other than minimum documentation to the extent that such documents are included in the fields searched		
Electronic data base consulted during the International search (name of data base and, where practical, search terms used) EPO-Internal, INSPEC		
C. DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
X	US 5 906 951 A (CHU JACK OON ET AL) 25 May 1999 (1999-05-25)	1,2,4-8, 10-14, 19,21, 22, 24-28, 44,45
Y	the whole document	3,15,16, 23,30-43
Y	MAITI K ET AL: "STRAINED-SI HETEROSTRUCTURE FIELD EFFECT TRANSISTORS" SEMICONDUCTOR SCIENCE AND TECHNOLOGY, INSTITUTE OF PHYSICS. LONDON, GB, vol. 13, no. 11, 1 November 1998 (1998-11-01), pages 1225-1246, XP000783138 ISSN: 0268-1242 figure 15B	3,23
-/-		
<input checked="" type="checkbox"/> Further documents are listed in the continuation of box C. <input checked="" type="checkbox"/> Patent family members are listed in annex.		
* Special categories of cited documents: "A" document defining the general state of the art which is not considered to be of particular relevance "E" earlier document but published on or after the international filing date "L" document which may throw doubts on priority claim(s) or which is cited to establish the publication date of another citation or other special reason (as specified) "O" document referring to an oral disclosure, use, exhibition or other means "P" document published prior to the international filing date but later than the priority date claimed "T" later document published after the international filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X" document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y" document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&" document member of the same patent family		
Date of the actual completion of the international search		Date of mailing of the international search report
2 October 2001		10/10/2001
Name and mailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL - 2280 HV Rijswijk Tel. (+31-70) 340-2040, Tx. 31 651 epo nl. Fax: (+31-70) 340-3016		Authorized officer Nesso, S

INTERNATIONAL SEARCH REPORT

 Int'l Application No
 PCT/US 01/15892

C.(Continuation) DOCUMENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the relevant passages	Relevant to claim No.
Y	US 5 241 197 A (MURAKAMI EIICHI ET AL) 31 August 1993 (1993-08-31) column 3, line 35 -column 4, line 59; figures 2A,4	15,16
Y	KONIG U ET AL: "Design rules for n-type SiGe hetero FETs" SOLID STATE ELECTRONICS, ELSEVIER SCIENCE PUBLISHERS, BARKING, GB, vol. 41, no. 10, 1 October 1997 (1997-10-01), pages 1541-1547, XP004097077 ISSN: 0038-1101 page 1546, column 1, line 2 - line 5	30-43
A	SCHAEFFLER F: "REVIEW ARTICLE. HIGH-MOBILITY SI AND GE STRUCTURES" SEMICONDUCTOR SCIENCE AND TECHNOLOGY, INSTITUTE OF PHYSICS. LONDON, GB, vol. 12, no. 12, 1 December 1997 (1997-12-01), pages 1515-1549, XP000724834 ISSN: 0268-1242 figure 24	1-48
A	WELSER J ET AL: "ELECTRON MOBILITY ENHANCEMENT IN STRAINED-SI N-TYPE METAL-OXIDE-SEMICONDUCTOR FIELD-EFFECT TRANSISTORS" IEEE ELECTRON DEVICE LETTERS, IEEE INC. NEW YORK, US, vol. 15, no. 3, 1 March 1994 (1994-03-01), pages 100-102, XP000439165 ISSN: 0741-3106 page 100, column 2, line 16 -page 101, column 1, line 24; figure 1B	1-48
A	MIZUNO T ET AL: "HIGH PERFORMANCE STRAINED-SI P-MOSFETS ON SIGE-ON-INSULATOR SUBSTRATES FABRICATED BY SIMOX TECHNOLOGY" INTERNATIONAL ELECTRON DEVICES MEETING 1999. IEDM. TECHNICAL DIGEST. WASHINGTON, DC, DEC. 5 - 8, 1999, NEW YORK, NY: IEEE, US, 1 August 2000 (2000-08-01), pages 934-936, XP000933322 ISBN: 0-7803-5411-7 the whole document	1-48

INTERNATIONAL SEARCH REPORT

Information on patent family members

Int: Application No

PCT/US 01/15892

Patent document cited in search report		Publication date	Patent family member(s)	Publication date
US 5906951	A	25-05-1999	JP 2908787 B2	21-06-1999
			JP 10308503 A	17-11-1998
			TW 388969 B	01-05-2000
			US 6059895 A	09-05-2000
US 5241197	A	31-08-1993	JP 2196436 A	03-08-1990
			JP 3016230 A	24-01-1991
			EP 0380077 A2	01-08-1990